Raoul Strackx 97eab4db84 Fix MXCSR configuration dependent timing ... Some data-independent timing vector instructions may have subtle data-dependent timing due to MXCSR configuration; dependent on (potentially secret) data instruction retirement may be delayed by one cycle.		2023-05-03 17:11:15 +02:00
..
benches	mv std libs to library/	2020-07-27 19:51:13 -05:00
primitive_docs	Add primitive documentation to libcore	2021-09-12 02:23:08 +00:00
src	Fix MXCSR configuration dependent timing	2023-05-03 17:11:15 +02:00
tests	Exclude SGX from create_dir_all_bare test	2023-02-21 18:33:20 +00:00
build.rs	socket ancillary data implementation for FreeBSD (from 13 and above).	2023-03-27 16:48:41 +01:00
Cargo.toml	Auto merge of #110562 - ComputerDruid:riscv, r=tmandry	2023-04-27 01:29:50 +00:00