mirror of
https://github.com/rust-lang/rust.git
synced 2025-04-12 20:16:49 +00:00
add codegen test for issue 107554
specify llvm-version and bit width for int arg add missing percent simbol
This commit is contained in:
parent
b531630f42
commit
8d514f2e98
22
tests/codegen/trailing_zeros.rs
Normal file
22
tests/codegen/trailing_zeros.rs
Normal file
@ -0,0 +1,22 @@
|
||||
// compile-flags: -O
|
||||
// min-llvm-version: 17
|
||||
|
||||
#![crate_type = "lib"]
|
||||
|
||||
// CHECK-LABEL: @trailing_zeros_ge
|
||||
#[no_mangle]
|
||||
pub fn trailing_zeros_ge(val: u32) -> bool {
|
||||
// CHECK: %[[AND:.*]] = and i32 %val, 7
|
||||
// CHECK: %[[ICMP:.*]] = icmp eq i32 %[[AND]], 0
|
||||
// CHECK: ret i1 %[[ICMP]]
|
||||
val.trailing_zeros() >= 3
|
||||
}
|
||||
|
||||
// CHECK-LABEL: @trailing_zeros_gt
|
||||
#[no_mangle]
|
||||
pub fn trailing_zeros_gt(val: u64) -> bool {
|
||||
// CHECK: %[[AND:.*]] = and i64 %val, 15
|
||||
// CHECK: %[[ICMP:.*]] = icmp eq i64 %[[AND]], 0
|
||||
// CHECK: ret i1 %[[ICMP]]
|
||||
val.trailing_zeros() > 3
|
||||
}
|
Loading…
Reference in New Issue
Block a user