mirror of
https://github.com/NixOS/nixpkgs.git
synced 2024-12-16 02:33:25 +00:00
8 lines
125 B
Verilog
8 lines
125 B
Verilog
module helloworld (
|
|
input wire[7:0] a,
|
|
input wire[7:0] b,
|
|
output wire[7:0] c,
|
|
);
|
|
assign c = a + b;
|
|
endmodule
|