mirror of
https://github.com/embassy-rs/embassy.git
synced 2024-11-25 08:12:30 +00:00
stm32: Add 13bit address sdram constructors
This commit is contained in:
parent
e54c753537
commit
a4ca71bc23
@ -160,6 +160,26 @@ impl<'d, T: Instance> Fmc<'d, T> {
|
|||||||
]
|
]
|
||||||
));
|
));
|
||||||
|
|
||||||
|
fmc_sdram_constructor!(sdram_a13bits_d32bits_4banks_bank1: (
|
||||||
|
bank: stm32_fmc::SdramTargetBank::Bank1,
|
||||||
|
addr: [
|
||||||
|
(a0: A0Pin), (a1: A1Pin), (a2: A2Pin), (a3: A3Pin), (a4: A4Pin), (a5: A5Pin), (a6: A6Pin), (a7: A7Pin), (a8: A8Pin), (a9: A9Pin), (a10: A10Pin), (a11: A11Pin), (a12: A12Pin)
|
||||||
|
],
|
||||||
|
ba: [(ba0: BA0Pin), (ba1: BA1Pin)],
|
||||||
|
d: [
|
||||||
|
(d0: D0Pin), (d1: D1Pin), (d2: D2Pin), (d3: D3Pin), (d4: D4Pin), (d5: D5Pin), (d6: D6Pin), (d7: D7Pin),
|
||||||
|
(d8: D8Pin), (d9: D9Pin), (d10: D10Pin), (d11: D11Pin), (d12: D12Pin), (d13: D13Pin), (d14: D14Pin), (d15: D15Pin),
|
||||||
|
(d16: D16Pin), (d17: D17Pin), (d18: D18Pin), (d19: D19Pin), (d20: D20Pin), (d21: D21Pin), (d22: D22Pin), (d23: D23Pin),
|
||||||
|
(d24: D24Pin), (d25: D25Pin), (d26: D26Pin), (d27: D27Pin), (d28: D28Pin), (d29: D29Pin), (d30: D30Pin), (d31: D31Pin)
|
||||||
|
],
|
||||||
|
nbl: [
|
||||||
|
(nbl0: NBL0Pin), (nbl1: NBL1Pin), (nbl2: NBL2Pin), (nbl3: NBL3Pin)
|
||||||
|
],
|
||||||
|
ctrl: [
|
||||||
|
(sdcke: SDCKE0Pin), (sdclk: SDCLKPin), (sdncas: SDNCASPin), (sdne: SDNE0Pin), (sdnras: SDNRASPin), (sdnwe: SDNWEPin)
|
||||||
|
]
|
||||||
|
));
|
||||||
|
|
||||||
fmc_sdram_constructor!(sdram_a12bits_d16bits_4banks_bank2: (
|
fmc_sdram_constructor!(sdram_a12bits_d16bits_4banks_bank2: (
|
||||||
bank: stm32_fmc::SdramTargetBank::Bank2,
|
bank: stm32_fmc::SdramTargetBank::Bank2,
|
||||||
addr: [
|
addr: [
|
||||||
@ -197,6 +217,26 @@ impl<'d, T: Instance> Fmc<'d, T> {
|
|||||||
(sdcke: SDCKE1Pin), (sdclk: SDCLKPin), (sdncas: SDNCASPin), (sdne: SDNE1Pin), (sdnras: SDNRASPin), (sdnwe: SDNWEPin)
|
(sdcke: SDCKE1Pin), (sdclk: SDCLKPin), (sdncas: SDNCASPin), (sdne: SDNE1Pin), (sdnras: SDNRASPin), (sdnwe: SDNWEPin)
|
||||||
]
|
]
|
||||||
));
|
));
|
||||||
|
|
||||||
|
fmc_sdram_constructor!(sdram_a13bits_d32bits_4banks_bank2: (
|
||||||
|
bank: stm32_fmc::SdramTargetBank::Bank2,
|
||||||
|
addr: [
|
||||||
|
(a0: A0Pin), (a1: A1Pin), (a2: A2Pin), (a3: A3Pin), (a4: A4Pin), (a5: A5Pin), (a6: A6Pin), (a7: A7Pin), (a8: A8Pin), (a9: A9Pin), (a10: A10Pin), (a11: A11Pin), (a12: A12Pin)
|
||||||
|
],
|
||||||
|
ba: [(ba0: BA0Pin), (ba1: BA1Pin)],
|
||||||
|
d: [
|
||||||
|
(d0: D0Pin), (d1: D1Pin), (d2: D2Pin), (d3: D3Pin), (d4: D4Pin), (d5: D5Pin), (d6: D6Pin), (d7: D7Pin),
|
||||||
|
(d8: D8Pin), (d9: D9Pin), (d10: D10Pin), (d11: D11Pin), (d12: D12Pin), (d13: D13Pin), (d14: D14Pin), (d15: D15Pin),
|
||||||
|
(d16: D16Pin), (d17: D17Pin), (d18: D18Pin), (d19: D19Pin), (d20: D20Pin), (d21: D21Pin), (d22: D22Pin), (d23: D23Pin),
|
||||||
|
(d24: D24Pin), (d25: D25Pin), (d26: D26Pin), (d27: D27Pin), (d28: D28Pin), (d29: D29Pin), (d30: D30Pin), (d31: D31Pin)
|
||||||
|
],
|
||||||
|
nbl: [
|
||||||
|
(nbl0: NBL0Pin), (nbl1: NBL1Pin), (nbl2: NBL2Pin), (nbl3: NBL3Pin)
|
||||||
|
],
|
||||||
|
ctrl: [
|
||||||
|
(sdcke: SDCKE1Pin), (sdclk: SDCLKPin), (sdncas: SDNCASPin), (sdne: SDNE1Pin), (sdnras: SDNRASPin), (sdnwe: SDNWEPin)
|
||||||
|
]
|
||||||
|
));
|
||||||
}
|
}
|
||||||
|
|
||||||
trait SealedInstance: crate::rcc::RccPeripheral {
|
trait SealedInstance: crate::rcc::RccPeripheral {
|
||||||
|
Loading…
Reference in New Issue
Block a user