nordic-dev.net/embassy
2
0
Fork 0
mirror of https://github.com/embassy-rs/embassy.git synced 2024-11-21 22:32:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #2922 from Mirror0/qspi-example

Browse Source 
Example usage of QSPI
This commit is contained in:
Dario Nieuwenhuis 2024-05-10 07:34:57 +00:00 committed by GitHub
commit 4b4777e6bb
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 300 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

300
examples/stm32f7/src/bin/qspi.rs Normal file
View File

@ -0,0 +1,300 @@
#![no_std]
#![no_main]
#![allow(dead_code)] // Allow dead code as not all commands are used in the example
use defmt::info;
use embassy_executor::Spawner;
use embassy_stm32::qspi::enums::{AddressSize, ChipSelectHighTime, FIFOThresholdLevel, MemorySize, *};
use embassy_stm32::qspi::{Config as QspiCfg, Instance, Qspi, QuadDma, TransferConfig};
use embassy_stm32::time::mhz;
use embassy_stm32::Config as StmCfg;
use {defmt_rtt as _, panic_probe as _};
const MEMORY_PAGE_SIZE: usize = 256;
const CMD_READ: u8 = 0x03;
const CMD_HS_READ: u8 = 0x0B;
const CMD_QUAD_READ: u8 = 0x6B;
const CMD_WRITE_PG: u8 = 0xF2;
const CMD_QUAD_WRITE_PG: u8 = 0x32;
const CMD_READ_ID: u8 = 0x9F;
const CMD_READ_UUID: u8 = 0x4B;
const CMD_ENABLE_RESET: u8 = 0x66;
const CMD_RESET: u8 = 0x99;
const CMD_WRITE_ENABLE: u8 = 0x06;
const CMD_WRITE_DISABLE: u8 = 0x04;
const CMD_CHIP_ERASE: u8 = 0xC7;
const CMD_SECTOR_ERASE: u8 = 0x20;
const CMD_BLOCK_ERASE_32K: u8 = 0x52;
const CMD_BLOCK_ERASE_64K: u8 = 0xD8;
const CMD_READ_SR: u8 = 0x05;
const CMD_READ_CR: u8 = 0x35;
const CMD_WRITE_SR: u8 = 0x01;
const CMD_WRITE_CR: u8 = 0x31;
const MEMORY_ADDR: u32 = 0x00000000u32;
/// Implementation of access to flash chip.
/// Chip commands are hardcoded as it depends on used chip.
/// This implementation is using chip GD25Q64C from Giga Device
pub struct FlashMemory<I: Instance, D: QuadDma<I>> {
qspi: Qspi<'static, I, D>,
}
impl<I: Instance, D: QuadDma<I>> FlashMemory<I, D> {
pub fn new(qspi: Qspi<'static, I, D>) -> Self {
let mut memory = Self { qspi };
memory.reset_memory();
memory.enable_quad();
memory
}
fn enable_quad(&mut self) {
let cr = self.read_cr();
self.write_cr(cr | 0x02);
}
fn exec_command(&mut self, cmd: u8) {
let transaction = TransferConfig {
iwidth: QspiWidth::SING,
awidth: QspiWidth::NONE,
dwidth: QspiWidth::NONE,
instruction: cmd,
address: None,
dummy: DummyCycles::_0,
};
self.qspi.command(transaction);
}
pub fn reset_memory(&mut self) {
self.exec_command(CMD_ENABLE_RESET);
self.exec_command(CMD_RESET);
self.wait_write_finish();
}
pub fn enable_write(&mut self) {
self.exec_command(CMD_WRITE_ENABLE);
}
pub fn read_id(&mut self) -> [u8; 3] {
let mut buffer = [0; 3];
let transaction: TransferConfig = TransferConfig {
iwidth: QspiWidth::SING,
awidth: QspiWidth::NONE,
dwidth: QspiWidth::SING,
instruction: CMD_READ_ID,
address: None,
dummy: DummyCycles::_0,
};
self.qspi.blocking_read(&mut buffer, transaction);
buffer
}
pub fn read_uuid(&mut self) -> [u8; 16] {
let mut buffer = [0; 16];
let transaction: TransferConfig = TransferConfig {
iwidth: QspiWidth::SING,
awidth: QspiWidth::SING,
dwidth: QspiWidth::SING,
instruction: CMD_READ_UUID,
address: Some(0),
dummy: DummyCycles::_8,
};
self.qspi.blocking_read(&mut buffer, transaction);
buffer
}
pub fn read_memory(&mut self, addr: u32, buffer: &mut [u8], use_dma: bool) {
let transaction = TransferConfig {
iwidth: QspiWidth::SING,
awidth: QspiWidth::SING,
dwidth: QspiWidth::QUAD,
instruction: CMD_QUAD_READ,
address: Some(addr),
dummy: DummyCycles::_8,
};
if use_dma {
self.qspi.blocking_read_dma(buffer, transaction);
} else {
self.qspi.blocking_read(buffer, transaction);
}
}
fn wait_write_finish(&mut self) {
while (self.read_sr() & 0x01) != 0 {}
}
fn perform_erase(&mut self, addr: u32, cmd: u8) {
let transaction = TransferConfig {
iwidth: QspiWidth::SING,
awidth: QspiWidth::SING,
dwidth: QspiWidth::NONE,
instruction: cmd,
address: Some(addr),
dummy: DummyCycles::_0,
};
self.enable_write();
self.qspi.command(transaction);
self.wait_write_finish();
}
pub fn erase_sector(&mut self, addr: u32) {
self.perform_erase(addr, CMD_SECTOR_ERASE);
}
pub fn erase_block_32k(&mut self, addr: u32) {
self.perform_erase(addr, CMD_BLOCK_ERASE_32K);
}
pub fn erase_block_64k(&mut self, addr: u32) {
self.perform_erase(addr, CMD_BLOCK_ERASE_64K);
}
pub fn erase_chip(&mut self) {
self.exec_command(CMD_CHIP_ERASE);
}
fn write_page(&mut self, addr: u32, buffer: &[u8], len: usize, use_dma: bool) {
assert!(
(len as u32 + (addr & 0x000000ff)) <= MEMORY_PAGE_SIZE as u32,
"write_page(): page write length exceeds page boundary (len = {}, addr = {:X}",
len,
addr
);
let transaction = TransferConfig {
iwidth: QspiWidth::SING,
awidth: QspiWidth::SING,
dwidth: QspiWidth::QUAD,
instruction: CMD_QUAD_WRITE_PG,
address: Some(addr),
dummy: DummyCycles::_0,
};
self.enable_write();
if use_dma {
self.qspi.blocking_write_dma(buffer, transaction);
} else {
self.qspi.blocking_write(buffer, transaction);
}
self.wait_write_finish();
}
pub fn write_memory(&mut self, addr: u32, buffer: &[u8], use_dma: bool) {
let mut left = buffer.len();
let mut place = addr;
let mut chunk_start = 0;
while left > 0 {
let max_chunk_size = MEMORY_PAGE_SIZE - (place & 0x000000ff) as usize;
let chunk_size = if left >= max_chunk_size { max_chunk_size } else { left };
let chunk = &buffer[chunk_start..(chunk_start + chunk_size)];
self.write_page(place, chunk, chunk_size, use_dma);
place += chunk_size as u32;
left -= chunk_size;
chunk_start += chunk_size;
}
}
fn read_register(&mut self, cmd: u8) -> u8 {
let mut buffer = [0; 1];
let transaction: TransferConfig = TransferConfig {
iwidth: QspiWidth::SING,
awidth: QspiWidth::NONE,
dwidth: QspiWidth::SING,
instruction: cmd,
address: None,
dummy: DummyCycles::_0,
};
self.qspi.blocking_read(&mut buffer, transaction);
buffer[0]
}
fn write_register(&mut self, cmd: u8, value: u8) {
let buffer = [value; 1];
let transaction: TransferConfig = TransferConfig {
iwidth: QspiWidth::SING,
awidth: QspiWidth::NONE,
dwidth: QspiWidth::SING,
instruction: cmd,
address: None,
dummy: DummyCycles::_0,
};
self.qspi.blocking_write(&buffer, transaction);
}
pub fn read_sr(&mut self) -> u8 {
self.read_register(CMD_READ_SR)
}
pub fn read_cr(&mut self) -> u8 {
self.read_register(CMD_READ_CR)
}
pub fn write_sr(&mut self, value: u8) {
self.write_register(CMD_WRITE_SR, value);
}
pub fn write_cr(&mut self, value: u8) {
self.write_register(CMD_WRITE_CR, value);
}
}
#[embassy_executor::main]
async fn main(_spawner: Spawner) -> ! {
let mut config = StmCfg::default();
{
use embassy_stm32::rcc::*;
config.rcc.hse = Some(Hse {
freq: mhz(8),
mode: HseMode::Oscillator,
});
config.rcc.pll_src = PllSource::HSE;
config.rcc.pll = Some(Pll {
prediv: PllPreDiv::DIV4,
mul: PllMul::MUL216,
divp: Some(PllPDiv::DIV2), // 8mhz / 4 * 216 / 2 = 216Mhz
divq: None,
divr: None,
});
config.rcc.ahb_pre = AHBPrescaler::DIV1;
config.rcc.apb1_pre = APBPrescaler::DIV4;
config.rcc.apb2_pre = APBPrescaler::DIV2;
config.rcc.sys = Sysclk::PLL1_P;
}
let p = embassy_stm32::init(config);
info!("Embassy initialized");
let config = QspiCfg {
memory_size: MemorySize::_8MiB,
address_size: AddressSize::_24bit,
prescaler: 16,
cs_high_time: ChipSelectHighTime::_1Cycle,
fifo_threshold: FIFOThresholdLevel::_16Bytes,
};
let driver = Qspi::new_bk1(
p.QUADSPI, p.PF8, p.PF9, p.PE2, p.PF6, p.PF10, p.PB10, p.DMA2_CH7, config,
);
let mut flash = FlashMemory::new(driver);
let flash_id = flash.read_id();
info!("FLASH ID: {:?}", flash_id);
let mut wr_buf = [0u8; 256];
for i in 0..256 {
wr_buf[i] = i as u8;
}
let mut rd_buf = [0u8; 256];
flash.erase_sector(MEMORY_ADDR);
flash.write_memory(MEMORY_ADDR, &wr_buf, true);
flash.read_memory(MEMORY_ADDR, &mut rd_buf, true);
info!("WRITE BUF: {:?}", wr_buf);
info!("READ BUF: {:?}", rd_buf);
info!("End of Program, proceed to empty endless loop");
loop {}
}