nordic-dev.net/embassy
2
0
Fork 0
mirror of https://github.com/embassy-rs/embassy.git synced 2024-11-22 06:42:32 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix stm32l0 build

Browse Source
This commit is contained in:
Ulf Lilleengen 2021-06-07 12:19:09 +02:00
parent f5e2fb9a5a
commit 1cd2c55b7c
2 changed files with 18 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
embassy-stm32/src/clock.rs
View File

@ -83,7 +83,7 @@ impl<T: Instance> Clock<T> {
unsafe {
let rcc = crate::pac::RCC;
rcc.apb1enr()
.modify(|w| w.set_tim2en(crate::pac::rcc::vals::Lptimen::ENABLED));
.modify(|w| w.set_tim2en(true));
rcc.apb1rstr().modify(|w| w.set_tim2rst(true));
rcc.apb1rstr().modify(|w| w.set_tim2rst(false));
}

37
embassy-stm32/src/rcc/l0/mod.rs
View File

@ -7,9 +7,7 @@ use core::marker::PhantomData;
use embassy::util::Unborrow;
use embassy_extras::unborrow;
use pac::dbg::vals::{DbgSleep, DbgStandby, DbgStop};
use pac::rcc::vals::{
Crypen, Dbgen, Hpre, Iophen, Lptimen, Msirange, Plldiv, Pllmul, Pllon, Pllsrc, Ppre, Sw,
};
use pac::rcc::vals::{Hpre, Msirange, Plldiv, Pllmul, Pllsrc, Ppre, Sw};
/// Most of clock setup is copied from stm32l0xx-hal, and adopted to the generated PAC,
/// and with the addition of the init function to configure a system clock.
@ -266,7 +264,7 @@ impl<'d> Rcc<'d> {
// NOTE(unsafe) We have exclusive access to the RCC and DBGMCU
unsafe {
if enable_dma {
pac::RCC.ahbenr().modify(|w| w.set_dmaen(Crypen::ENABLED));
pac::RCC.ahbenr().modify(|w| w.set_dmaen(true));
}
pac::DBGMCU.cr().modify(|w| {
@ -285,14 +283,14 @@ impl<'d> Rcc<'d> {
rcc.apb2rstr().modify(|w| w.set_syscfgrst(false));
// Enable SYSCFG peripheral
rcc.apb2enr().modify(|w| w.set_syscfgen(Dbgen::ENABLED));
rcc.apb2enr().modify(|w| w.set_syscfgen(true));
// Reset CRS peripheral
rcc.apb1rstr().modify(|w| w.set_crsrst(true));
rcc.apb1rstr().modify(|w| w.set_crsrst(false));
// Enable CRS peripheral
rcc.apb1enr().modify(|w| w.set_crsen(Lptimen::ENABLED));
rcc.apb1enr().modify(|w| w.set_crsen(true));
// Initialize CRS
let crs = pac::CRS;
@ -369,7 +367,7 @@ impl RccExt for RCC {
// Enable MSI
unsafe {
rcc.cr().write(|w| w.set_msion(Pllon::ENABLED));
rcc.cr().write(|w| w.set_msion(true));
while !rcc.cr().read().msirdy() {}
}
@ -379,7 +377,7 @@ impl RccExt for RCC {
ClockSrc::HSI16 => {
// Enable HSI16
unsafe {
rcc.cr().write(|w| w.set_hsi16on(Pllon::ENABLED));
rcc.cr().write(|w| w.set_hsi16on(true));
while !rcc.cr().read().hsi16rdyf() {}
}
@ -388,7 +386,7 @@ impl RccExt for RCC {
ClockSrc::HSE(freq) => {
// Enable HSE
unsafe {
rcc.cr().write(|w| w.set_hseon(Pllon::ENABLED));
rcc.cr().write(|w| w.set_hseon(true));
while !rcc.cr().read().hserdy() {}
}
@ -399,7 +397,7 @@ impl RccExt for RCC {
PLLSource::HSE(freq) => {
// Enable HSE
unsafe {
rcc.cr().write(|w| w.set_hseon(Pllon::ENABLED));
rcc.cr().write(|w| w.set_hseon(true));
while !rcc.cr().read().hserdy() {}
}
freq.0
@ -407,7 +405,7 @@ impl RccExt for RCC {
PLLSource::HSI16 => {
// Enable HSI
unsafe {
rcc.cr().write(|w| w.set_hsi16on(Pllon::ENABLED));
rcc.cr().write(|w| w.set_hsi16on(true));
while !rcc.cr().read().hsi16rdyf() {}
}
HSI_FREQ
@ -416,7 +414,7 @@ impl RccExt for RCC {
// Disable PLL
unsafe {
rcc.cr().modify(|w| w.set_pllon(Pllon::DISABLED));
rcc.cr().modify(|w| w.set_pllon(false));
while rcc.cr().read().pllrdy() {}
}
@ -447,7 +445,7 @@ impl RccExt for RCC {
});
// Enable PLL
rcc.cr().modify(|w| w.set_pllon(Pllon::ENABLED));
rcc.cr().modify(|w| w.set_pllon(true));
while !rcc.cr().read().pllrdy() {}
}
@ -526,14 +524,13 @@ pub struct LSE(());
pub unsafe fn init(config: Config) {
let rcc = pac::RCC;
let enabled = Iophen::ENABLED;
rcc.iopenr().write(|w| {
w.set_iopaen(enabled);
w.set_iopben(enabled);
w.set_iopcen(enabled);
w.set_iopden(enabled);
w.set_iopeen(enabled);
w.set_iophen(enabled);
w.set_iopaen(true);
w.set_iopben(true);
w.set_iopcen(true);
w.set_iopden(true);
w.set_iopeen(true);
w.set_iophen(true);
});
let r = <peripherals::RCC as embassy::util::Steal>::steal();